LP2995
在产The LP2995 linear regulator is designed to meet the JEDEC SSTL-2 and SSTL-3 specifications for termination of DDR-SDRAM. The device contains a high-speed operational amplifier to provide excellent response to load transients. The output stage prevents shoot through while delivering 1.5A continuous current and transient peaks up to 3A in the application as required for DDR-SDRAM termination. The LP2995 also incorporates a V SENSE pin to provide superior load regulation and a V REF output as a reference for the chipset and DDR DIMMS.
全部替代型号
查看完整报告技术参数
| 环境与封装 | |
|---|---|
| Operating temperature range (°C) | 0 to 125 |
| 其他 | |
| DDR memory type | DDR |
| Features | No external resistors |
| Iq (typ) (mA) | 0.25 |
| Product type | DDR |
| Rating | Catalog |
| Vin (max) (V) | 5.5 |
| Vin (min) (V) | 2.2 |
| Vout (max) (V) | 1.26 |
| Vout (min) (V) | 1.21 |