CLCC48 11.43 x 11.43 CASE 848A…
onsemiUnited States
SENSOR IMAGE VGA MONO 48-CLCC
1/3-inch wide-VGA global shutter CMOS image sensor, 752x480 pixels, 3.3V supply, 48-pin CLCC package, supports HDR and LVDS output.Checked against the datasheet
All alternatives
View full reportTechnical parameters
Datasheet-verified parameters
22 items| Parameter | Value and test conditions | Source |
|---|---|---|
| Package | 48-pin CLCC | |
| Operating Temperature | -30 °C to + 70 °C ambient | |
| Optical Format | 1/3-inch | |
| Active Imager Size | 4.51 mm (H) x 2.88 mm (V) 5.35 mm diagonal | |
| Active Pixels | 752 H x 480 V | |
| Pixel Size | 6.0 x 6.0 μm |
All parameters (13)
| Power | |
|---|---|
| Voltage - Supply | 3V ~ 3.6V |
| Environment and package | |
| Operating Temperature | -30°C ~ 70°C (TA) |
| Package | Tray |
| Package / Case | 48-CLCC |
| Pixel Size | 6µm x 6µm |
| Supplier Device Package | 48-CLCC (11.43x11.43) |
| Other | |
| Active Pixel Array | 752H x 480V |
| Base Product Number | MT9V034 |
| Frames per Second | 60 |
| Mfr | onsemi |
| Product Status | Obsolete |
| Series | - |
| Type | CMOS with Processor |
Pinout and package
Figure 2. 48-Pin CLCC Package …
| Pin | Name | Function | Source |
|---|---|---|---|
| 1 | DOUT0 | (Digital Output 0) | |
| 2 | DOUT1 | (Digital Output 1) | |
| 3 | DOUT2 | (Digital Output 2) | |
| 4 | SHIFT_CLKOUT_P | (Shift Clock Out Positive) | |
| 5 | SHIFT_CLKOUT_N | (Shift Clock Out Negative) | |
| 6 | SER_DATAOUT_P | (Serial Data Out Positive) | |
| 7 | SER_DATAOUT_N | (Serial Data Out Negative) | |
| 8 | BYPASS_CLKIN_N | (Bypass Clock In Negative) | |
| 9 | BYPASS_CLKIN_P | (Bypass Clock In Positive) | |
| 10 | SER_DATAIN_N | (Serial Data In Negative) | |
| 11 | SER_DATAIN_P | (Serial Data In Positive) | |
| 12 | LVDSGND | (LVDS Ground) | |
| 13 | DGND | (Digital Ground) | |
| 14 | VDD | (Power Supply) | |
| 15 | DOUT5 | (Digital Output 5) | |
| 16 | DOUT6 | (Digital Output 6) | |
| 17 | DOUT7 | (Digital Output 7) | |
| 18 | DOUT8 | (Digital Output 8) | |
| 19 | DOUT9 | (Digital Output 9) | |
| 20 | LINE_VALID | (Line Valid) | |
| 21 | FRAME_VALID | (Frame Valid) | |
| 22 | STLN_OUT | (Stereo Line Out) | |
| 23 | EXPOSURE | (Exposure) | |
| 24 | SDATA | (Serial Data) | |
| 25 | SCLK | (Serial Clock) | |
| 26 | STFRM_OUT | (Stereo Frame Out) | |
| 27 | LED_OUT | (LED Out) | |
| 28 | OE | (Output Enable) | |
| 29 | RSVD | (Reserved) | |
| 30 | S_CTRL_ADR0 | (Serial Control Address 0) | |
| 31 | S_CTRL_ADR1 | (Serial Control Address 1) | |
| 32 | RESET_BAR | (Reset Active Low) | |
| 33 | STANDBY | (Standby) | |
| 34 | AGND | (Analog Ground) | |
| 35 | VAA | (Analog Power) | |
| 36 | NC | (No Connect) | |
| 37 | NC | (No Connect) | |
| 38 | AGND | (Analog Ground) | |
| 39 | VAA | (Analog Power) | |
| 40 | VAAPIX | (Pixel Analog Power) | |
| 41 | DOUT4 | (Digital Output 4) | |
| 42 | DOUT3 | (Digital Output 3) | |
| 43 | DGND | (Digital Ground) | |
| 44 | VDD | (Power Supply) | |
| 45 | PIXCLK | (Pixel Clock) | |
| 46 | SYSCLK | (System Clock) | |
| 47 | DGND | (Digital Ground) | |
| 48 | VDDLVD5 | (LVDS Power) |
Documents
Datasheet-verified content is extracted by AI from the manufacturer datasheet. Click a page number to view the original.