Результаты поиска:ADN2913
Найдено: 3- С даташитом3
- Производителей1
Результаты поискаВсего: 3
| Сравнить | Партномер | Производитель | Категория | Описание | Документы | Аналоги |
|---|---|---|---|---|---|---|
| Clock Data Recovery (CDR) | The ADN2913 provides the receiver functions of quantization, signal level detection, and clock and data recovery for continuous data rates from 6.5 Mbps to 8.5 Gbps. The ADN2913 automatically locks to all data rates without the need for an external reference clock or programming. ADN2913 jitter performance exceeds all jitter specifications required by SONET/SDH, including jitter transfer, jitter generation, and jitter tolerance. The ADN2913 provides manual or automatic slice adjust and manual sample phase adjusts. Additionally, the user can select a limiting amplifier, equalizer, or 0 dB EQ at the input. The equalizer is adaptive or it can be manually set. The receiver front-end loss of signal (LOS) detector circuit indicates when the input signal level falls below a user-programmable threshold. The LOS detection circuit has hysteresis to prevent chatter at the LOS output. In addition, the input signal strength can be read through the I 2 C registers. The ADN2913 also supports pseudorandom binary sequence (PRBS) generation, bit error detection, and input data rate readback features. The ADN2913 is available in a compact 4 mm × 4 mm, 24-lead lead frame chip scale package (LFCSP). All ADN2913 specifications are defined over the ambient temperature range of −40°C to +85°C, unless otherwise noted. Applications SONET/SDH OC-1/OC-3/OC-12/OC-48 and all associated FEC rates 1GE, 1GFC, 2GFC, 4GFC, 8GFC, CPRI OS/L.6 up to OS/L.60 Any rate regenerators/repeaters | Даташит2 | ||||
| Application Specific Clock/Timing | IC CLK/DATA REC 8.5GBPS 24-LFCSP | Даташит2 | ||||
| Application Specific Clock/Timing | IC CLK/DATA REC 8.5GBPS 24-LFCSP | Даташит4 |
Не нашли нужный компонент?
ИИ поищет его в интернете, а найденный партномер будет добавлен в базу. Или сообщите нам напрямую.